A Case for MLP-Aware Cache Replacement
Top Cited Papers
- 21 July 2006
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 29, 167-178
- https://doi.org/10.1109/isca.2006.5
Abstract
No abstract availableThis publication has 18 references indexed in Scilit:
- Kilo-Instruction Processors: Overcoming the Memory WallIEEE Micro, 2005
- The V-Way CacheACM SIGARCH Computer Architecture News, 2005
- Microarchitecture Optimizations for Exploiting Memory-Level ParallelismACM SIGARCH Computer Architecture News, 2004
- Runahead execution: an alternative to very large instruction windows for out-of-order processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Using SimPoint for accurate and efficient simulationPublished by Association for Computing Machinery (ACM) ,2003
- Load latency tolerance in dynamically scheduled processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Locality vs. criticalityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The memory gap and the future of high performance memoriesACM SIGARCH Computer Architecture News, 2001
- Improving data cache performance by pre-executing instructions under a cache missPublished by Association for Computing Machinery (ACM) ,1997
- Thek-server dual and loose competitiveness for pagingAlgorithmica, 1994