The design of a RISC based multiprocessor chip

This publication has 9 references indexed in Scilit:

• Improving instruction cache behavior by reducing cache pollution
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Employing register channels for the exploitation of instruction level parallelism
  Published by Association for Computing Machinery (ACM) ,1990
• Compilation techniques for a reconfigurable LIW architecture
  The Journal of Supercomputing, 1989
• The fuzzy barrier: a mechanism for high speed synchronization of processors
  Published by Association for Computing Machinery (ACM) ,1989
• Achieving low cost synchronization in a multiprocessor system
  Published by Springer Nature ,1989
• A VLIW architecture for a trace scheduling compiler
  IEEE Transactions on Computers, 1988
• The program dependence graph and its use in optimization
  ACM Transactions on Programming Languages and Systems, 1987
• Architecture And Applications Of The HEP Multiprocessor Computer System
  Published by SPIE-Intl Soc Optical Eng ,1982
• Trace Scheduling: A Technique for Global Microcode Compaction
  IEEE Transactions on Computers, 1981