A Microprocessor for Speech Recognition
- 1 March 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Selected Areas in Communications
- Vol. 3 (2) , 369-376
- https://doi.org/10.1109/JSAC.1985.1146207
Abstract
A new single-chip microprocessor for speech recognition, the SRP, has been developed, utilizing a multiprocessor architecture and a pipelined structure. It can recognize up to 340 isolated words or 40 connected words in real time. The SRP contains a vector distance calculator, a DP-equation calculator, and an I/O controller operating in a pipelined manner. Algorithm variations and operation parameters are user programmable, and the total size of the SRP program for a typical speech recognition system is about 700 words. The device has been fabricated with n-channel Si-gate E/D MOS technology with 2.5 μm design rules and employs 7296 three-transistor dynamic RAM cells for a total of more than 40 000 transistors.Keywords
This publication has 6 references indexed in Scilit:
- A microprocessor for speech recognitionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A speech recognition processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- A level building dynamic time warping algorithm for connected word recognitionIEEE Transactions on Acoustics, Speech, and Signal Processing, 1981
- Two-level DP-matching--A dynamic programming-based pattern matching algorithm for connected word recognitionIEEE Transactions on Acoustics, Speech, and Signal Processing, 1979
- Speaker-independent recognition of isolated words using clustering techniquesIEEE Transactions on Acoustics, Speech, and Signal Processing, 1979
- Dynamic programming algorithm optimization for spoken word recognitionIEEE Transactions on Acoustics, Speech, and Signal Processing, 1978