Bounding pipeline and instruction cache performance
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 48 (1) , 53-70
- https://doi.org/10.1109/12.743411
Abstract
No abstract availableThis publication has 20 references indexed in Scilit:
- Cache modeling for real-time software: beyond direct mapped instruction cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient microarchitecture modeling and path analysis for real-time softwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Integrating the timing analysis of pipelining and instruction cachingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance estimation of embedded software with instruction cache modelingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fast instruction cache analysis via static cache simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Bounding pipeline and instruction cache performanceIEEE Transactions on Computers, 1999
- Efficient on-the-fly analysis of program behavior and static cache simulationPublished by Springer Nature ,1994
- Bounding worst-case instruction cache performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- A case for direct-mapped cachesComputer, 1988
- A portable global optimizer and linkerPublished by Association for Computing Machinery (ACM) ,1988