The implementation of a high speed ATM packet switch using cmos vlsi
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 75-84
- https://doi.org/10.1109/iss.1990.761764
Abstract
This paper describes the implementation of an ATM switch capable of operation at the SONET STS-3 rate. These speeds are achieved using low-cost custom CMOS VLSI. The switch is based on the self-routing Batcher/banyan fabric with contention resolution. To minimize the size of the switch, the fabric is built using a three dimensional structure based on a rearrangement of the shuffle/exchange wiring pattern used in the Batcher/banyan. The components operate at high speed due to the density of the fabric, and the extensive use of pipelining and dynamic logic. The most complex of the fabric components have already been designed and tested at speeds much higher than the intended STS-3 rate.Keywords
This publication has 4 references indexed in Scilit:
- Sunshine: a high performance self-routing broadband packet switch architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A new architecture for packaging wideband communication equipment using a 3-D, orthogonal edge-to-edge topologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A CMOS Batcher and banyan chip set for B-ISDNPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- A 140 Mbit/s CMOS LSI framer chip for a broad-band ISDN local access systemIEEE Journal of Solid-State Circuits, 1988