10 GBPS over copper lines - state of the art in VLSI

1 January 2005

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

p. 491-494
https://doi.org/10.1109/iwsoc.2005.1

Abstract

This paper outlines some of the problems that VLSI designers are solving and provides some estimates on feasibility of future CMOS devices. We outline some of the challenges for 10GBASE-T and present some of the performance figures that a 10GBASE-T PHY have to meet.

Keywords

COPPER
VERY LARGE SCALE INTEGRATION
OPTICAL FIBER DEVICES
PHYSICAL LAYER
OPTICAL FIBERS
OPTICAL FIBER CABLES
ETHERNET NETWORKS
STANDARDS DEVELOPMENT
SONET
ENCODING

This publication has 3 references indexed in Scilit:

Characterization of alien-NEXT in 10Gbase-T systems
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2006
A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder
IEEE Journal of Solid-State Circuits, 2002
Combined equalization and coding using precoding
IEEE Communications Magazine, 1991