Verification of the Futurebus+ cache coherence protocol
- 1 March 1995
- journal article
- research article
- Published by Springer Nature in Formal Methods in System Design
- Vol. 6 (2) , 217-232
- https://doi.org/10.1007/bf01383968
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Symbolic model checking: 1020 States and beyondPublished by Elsevier ,2004
- Symbolic Model CheckingPublished by Springer Nature ,1993
- Representing circuits more efficiently in symbolic model checkingPublished by Association for Computing Machinery (ACM) ,1991
- Sequential circuit verification using symbolic model checkingPublished by Association for Computing Machinery (ACM) ,1990
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- Automatic verification of finite-state concurrent systems using temporal logic specificationsACM Transactions on Programming Languages and Systems, 1986
- Specification and verification of concurrent systems in CESARPublished by Springer Nature ,1982
- The temporal semantics of concurrent programsTheoretical Computer Science, 1981