The microarchitecture of superscalar processors
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 83 (12) , 1609-1624
- https://doi.org/10.1109/5.476078
Abstract
This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holderKeywords
This publication has 47 references indexed in Scilit:
- Limits of Control Flow on ParallelismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The impact of unresolved branches on branch prediction scheme performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Available instruction-level parallelism for superscalar and superpipelined machinesPublished by Association for Computing Machinery (ACM) ,1989
- Engineering design of the Convex C2Computer, 1989
- Checkpoint Repair for High-Performance Out-of-Order Execution MachinesIEEE Transactions on Computers, 1987
- Optimal pipelining in supercomputersACM SIGARCH Computer Architecture News, 1986
- HPSm, a high performance restricted data flow architecture having minimal functionalityACM SIGARCH Computer Architecture News, 1986
- Look-Ahead ProcessorsACM Computing Surveys, 1975
- Detection and Parallel Execution of Independent InstructionsIEEE Transactions on Computers, 1970
- An Efficient Algorithm for Exploiting Multiple Arithmetic UnitsIBM Journal of Research and Development, 1967