A CMOS Dissolved Wafer Process For Integrated P++ Microelectromechanical Systems
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 79-82
- https://doi.org/10.1109/sensor.1995.717093
Abstract
This paper presents a fabrication technolo for the integration of p++ microstructures with on-chip circuitry without restrictions upon device shape and size. It is a dissolved wafer technique that combines an electrochemical etch-stop for the circuitry with an impurity-based etch-stop for the microstructures, both of which are defined in an n-epi layer on a p-type Si wafer. A CMOS op. amp. has been integrated with p++ accelerometers using this process. It has a gain of 68 dB and an output swing within 0.2 V of its power supplies, unaffected by the wafer dissolution. The accelerometers have 3 /spl mu/m thick suspension beams and 15 /spl mu/m thick proof masses. The structural and electrical integrity of the fabricated devices demonstrates the success of the fabrication process.Keywords
This publication has 6 references indexed in Scilit:
- Silicon micromachined thermal profilersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new capacitive electro-chemical etch-stop techniquePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Batch-assembled multi-level micromachined mechanisms from bulk siliconJournal of Micromechanics and Microengineering, 1992
- Microfabrication Techniques for Integrated Sensors and MicrosystemsScience, 1991
- An implantable CMOS analog signal processor for multiplexed microelectrode recording arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- A monolithic capacitive pressure sensor with pulse-period outputIEEE Transactions on Electron Devices, 1980