A channel engineering combined with channel epitaxy optimization and TED suppression for 0.15 μm n-n gate CMOS technology
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 0 references indexed in Scilit: