High performance data processing in Josephson technology

1 February 1982

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters

Vol. 3 (2) , 29-31
https://doi.org/10.1109/EDL.1982.25466

Abstract

A data processing circuit implemented in 2.5 µm Josephson Current Injection Logic (CIL) has been designed and successfully tested at subnanosecond cycle times, corresponding to a data processing rate of over 1 Gigabit per second. The circuit was implemented using a total of 177 devices (102 logic gates), and is the most complex Josephson logic circuit operated so far. The minimum cycle time achieved was 665 ps (5 logic stages), the corresponding chip power dissipation being about 350 µW. The performance was ultimately limited by variations in junction critical currents and resistor values that were larger than the design values.

Keywords

DATA PROCESSING
JOSEPHSON JUNCTIONS
LOGIC DEVICES
LOGIC CIRCUITS
LOGIC TESTING
CIRCUIT TESTING
JOSEPHSON EFFECT
LOGIC DESIGN
LOGIC GATES
POWER DISSIPATION

This publication has 0 references indexed in Scilit: