Some circuit design techniques using two cross-coupled, emitter-coupled pairs
- 1 May 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 41 (5) , 411-423
- https://doi.org/10.1109/81.296329
Abstract
A circuit structure having two cross-coupled, emitter-coupled pairs is proposed as a fundamental analog function element for multiplying two electrical input quantities; the input voltage difference and the tail current difference. The simplest form is well-known as “the Gilbert multiplier cell.” In this circuit, the tail current difference is the differential output current of an emitter-coupled pair, nearly proportional to the differential input voltage. Therefore, if the tail current difference is the differential output current of a squaring circuit, nearly proportional to the square of the differential input voltage, a squaring multiplier is obtained and ran be used for radio communication applications as a frequency mixer with a local oscillator frequency doubler. If the tail current difference is the differential output current of a multiplier then a tripler, capable of multiplying three electrical input quantities, is obtained. The folded technique, for low voltage operation, and the multi-tanh technique, for input voltage range expansion, are employedKeywords
This publication has 8 references indexed in Scilit:
- A bipolar four-quadrant analog quarter-square multiplier consisting of unbalanced emitter-coupled pairs and expansions of its input rangesIEEE Journal of Solid-State Circuits, 1994
- Some circuit design techniques for bipolar and MOS pseudologarithmic rectifiers operable on low supply voltageIEEE Transactions on Circuits and Systems I: Regular Papers, 1992
- Analog Integrated Circuits for CommunicationPublished by Springer Nature ,1991
- A 20-V four-quadrant CMOS analog multiplierIEEE Journal of Solid-State Circuits, 1985
- A three-level broad-banded monolithic analog multiplierIEEE Journal of Solid-State Circuits, 1981
- An input stage transconductance reduction technique for high-slew rate operational amplifiersIEEE Journal of Solid-State Circuits, 1975
- A high-performance monolithic multiplier using active feedbackIEEE Journal of Solid-State Circuits, 1974
- A precise four-quadrant multiplier with subnanosecond responseIEEE Journal of Solid-State Circuits, 1968