Towards a formal model of shared memory consistency for Intel Itanium/sup TM/