A 1-V high-speed MTCMOS circuit scheme for power-down applications
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- 1V high-speed digital circuit technology with 0.5μm multi-threshold CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low power chipset for portable multimedia applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Open/folded bit-line arrangement for ultra-high-density DRAM'sIEEE Journal of Solid-State Circuits, 1994
- Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI'sIEEE Journal of Solid-State Circuits, 1993