Design and analysis of a new self-routing network
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Communications
- Vol. 40 (1) , 171-177
- https://doi.org/10.1109/26.126718
Abstract
A new self-routing network constructed from the sorting and the routing cells is proposed. The complexity of the new network is roughly twice as much as that of a pure banyan network. The new network can be viewed as an implementation of the load-sharing network which requires a very simple management. Its performance under uniform and nonuniform traffic models is analyzed for the unbuffered case. It is found that a higher degree of nonuniformity results in a better performance for certain forms of nonuniform traffic matrices. Simulations are performed to obtain the normalized throughputs and mean packet delays for the single-buffered case. Different from single-buffered pure banyan networks, the mean delay of high-traffic packets is smaller than that of low-traffic packets for a particular form of nonuniform traffic matrices. In addition to performance improvement, the new network is easy to diagnose. Some variations of the proposed network are also studiedKeywords
This publication has 11 references indexed in Scilit:
- Analytic models for performance evaluation of single-buffered banyan networks under nonuniform trafficIEE Proceedings E Computers and Digital Techniques, 1991
- Performance of banyan networks with inhomogeneous traffic flowIEE Proceedings E Computers and Digital Techniques, 1990
- The Batcher-banyan self-routing network: universality and simplificationIEEE Transactions on Communications, 1988
- The Load-Sharing Banyan NetworkIEEE Transactions on Computers, 1986
- Performance Analysis of a Packet Switch Based on Single-Buffered Banyan NetworkIEEE Journal on Selected Areas in Communications, 1983
- The Performance of Multistage Interconnection Networks for MultiprocessorsIEEE Transactions on Computers, 1983
- Fault-Diagnosis for a Class of Multistage Interconnection NetworksIEEE Transactions on Computers, 1981
- Performance of Processor-Memory Interconnections for MultiprocessorsIEEE Transactions on Computers, 1981
- The Indirect Binary n-Cube Microprocessor ArrayIEEE Transactions on Computers, 1977
- Access and Alignment of Data in an Array ProcessorIEEE Transactions on Computers, 1975