Automatic synthesis of gate-level timed circuits with choice

This publication has 10 references indexed in Scilit:

• An exact minimizer for Boolean relations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Practical asynchronous controller design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Basic gate implementation of speed-independent circuits
  Published by Association for Computing Machinery (ACM) ,1994
• Synthesis of timed asynchronous circuits
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
• Semi-modularity and testability of speed-independent circuits
  Integration, 1992
• A new algorithm for the binate covering problem and its application to the minimization of Boolean relations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• Algorithms for synthesis of hazard-free asynchronous circuits
  Published by Association for Computing Machinery (ACM) ,1991
• Automatic synthesis of asynchronous circuits from high-level specifications
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984
• A Method for Minimizing the Number of Internal States in Incompletely Specified Sequential Networks
  IEEE Transactions on Electronic Computers, 1965