Buffer memory requirements in DSP applications

This publication has 7 references indexed in Scilit:

• GRAPE-II: a tool for the rapid prototyping of multi-rate asynchronous DSP applications on heterogeneous multiprocessors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Geometric parallelism and cyclo-static data flow in GRAPE-II
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Scheduling dynamic dataflow graphs with bounded memory using the token flow model
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• Rapid prototyping for DSP systems with multiprocessors
  IEEE Design & Test of Computers, 1991
• Consistency in dataflow graphs
  IEEE Transactions on Parallel and Distributed Systems, 1991
• Synchronous data flow
  Proceedings of the IEEE, 1987
• Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing
  IEEE Transactions on Computers, 1987