Fast parallel implementation of DFT using configurable devices
- 1 January 1997
- book chapter
- Published by Springer Nature
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- A VLSI architecture for simplified arithmetic Fourier transform algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An assessment of the suitability of FPGA-based systems for use in digital signal processingPublished by Springer Nature ,1995
- Modular VLSI architectures for computing the arithmetic Fourier transformIEEE Transactions on Signal Processing, 1993
- Fourier analysis and signal processing by use of the Mobius inversion formulaIEEE Transactions on Acoustics, Speech, and Signal Processing, 1990