Early wirability checking and 2D congestion-driven circuit placement
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- A new approach to sea-of-gates global routingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new global router for row-based layoutPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Congestion-driven placement using a new multi-partitioning heuristicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new approach to the rectilinear Steiner tree problemPublished by Association for Computing Machinery (ACM) ,1989
- PROUD: a sea-of-gates placement algorithmIEEE Design & Test of Computers, 1988
- KWIRE: A multiple-technology, user-reconfigurable wiring tool for VLSIIBM Journal of Research and Development, 1984
- Optimization by Simulated AnnealingScience, 1983
- A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph RepresentationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979