A 63 dB SNR, 75-mW Bandpass RF $\Sigma\Delta$ ADC at 950 MHz Using 3.8-GHz Clock in 0.25-$\mu{\hbox {m}}$ SiGe BiCMOS Technology
- 29 January 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 42 (2) , 269-279
- https://doi.org/10.1109/jssc.2006.889389
Abstract
A fourth-order continuous-time LC bandpass sigma-delta ADC is designed using a new architecture with only non-return-to-zero feedback DACs to mitigate problems associated with clock jitter, along with individual control of coefficients in the noise transfer function. The ADC performs direct digitization of RF signals around 950-MHz center frequency with a 3.8-GHz clock. The operation of the proposed ADC architecture is examined in detail and extra design parameters are introduced to enhance the operating range and improve the stability of the ADC. Measurement results of the ADC, implemented in IBM 0.25-mum SiGe BiCMOS technology, show SNR of 63 dB and 59 dB in signal bandwidths of 200 kHz and 1 MHz, respectively, around 950 MHz, while consuming 75 mW of power from plusmn1.25-V supplyKeywords
This publication has 13 references indexed in Scilit:
- A 1.3-GHz IF digitizer using a 4/sup th/-order continuous-time bandpass ΔΣ modulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Bandpass ΣΔ modulator employing undersampling of RF signals for wireless communicationIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
- On the design of a fourth-order continuous-time LC delta-sigma modulator for UHF A/D conversionIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
- Clock jitter and quantizer metastability in continuous-time delta-sigma modulatorsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- Excess loop delay in continuous-time delta-sigma modulatorsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- Analog-to-digital converter survey and analysisIEEE Journal on Selected Areas in Communications, 1999
- Bandpass Sigma Delta ModulatorsPublished by Springer Nature ,1999
- Analysis of timing jitter in bandpass sigma-delta modulatorsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- Design and implementation of a tunable 40 MHz-70 MHz Gm-C bandpass ΔΣ modulatorIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1997
- Analog-to-digital converters and their applications in radio receiversIEEE Communications Magazine, 1995