Integrating path and timing analysis using instruction-level simulation techniques

This publication has 10 references indexed in Scilit:

• Cache modeling for real-time software: beyond direct mapped instruction caches
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On the false path problem in hard real-time programs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Timing analysis for data caches and set-associative caches
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Efficient microarchitecture modeling and path analysis for real-time software
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Integrating the timing analysis of pipelining and instruction caching
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Automatic accurate time-bound analysis for high-level languages
  Published by Springer Nature ,1998
• Deriving annotations for tight calculation of execution time
  Published by Springer Nature ,1997
• Embra
  Published by Association for Computing Machinery (ACM) ,1996
• An accurate worst case timing analysis technique for RISC processors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1994
• Calculating the maximum execution time of real-time programs
  Real-Time Systems, 1989