An Algorithm for Optimal Logic Design Using Multiplexers
- 1 August 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-35 (8) , 755-757
- https://doi.org/10.1109/TC.1986.1676826
Abstract
A set of characterizing parameters, called ratio parameters, has been used to formulate an efficient algorithm for realizing any given Boolean funetion with a single multiplexer of minimum size. The algorithm is applicable to fuctions of a large number of variables because the conventional logic design tools, e.g., Karnaugh map, decomposition chart, etc., which are unsuitable for higher variables, have not been used. The algorithm is also simple in computation, iterative in nature, and very suitable for machine implementation.Keywords
This publication has 5 references indexed in Scilit:
- Systematic synthesis of combinational circuits using multiplexersElectronics Letters, 1978
- A Decomposition Chart Technique to Aid in Realizations with MultiplexersIEEE Transactions on Computers, 1978
- Algorithm for logic-circuit synthesis by using multiplexersElectronics Letters, 1977
- Characterization of Unate Cascade Realizability Using ParametersIEEE Transactions on Computers, 1975
- Universal logic circuits and their modular realizationsPublished by Association for Computing Machinery (ACM) ,1968