The Extra Stage Cube: A Fault-Tolerant Interconnection Network for Supersystems
- 1 May 1982
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-31 (5) , 443-454
- https://doi.org/10.1109/tc.1982.1676021
Abstract
The Extra Stage Cube (ESC) interconnection network, a fault-tolerant structure, is proposed for use in large-scale parallel and distributed supercomputer systems. It has all of the interconnecting capabilities of the multistage cube-type networks that have been proposed for many supersystems. The ESC is derived from the Generalized Cube network by the addition of one stage of interchange boxes and a bypass capability for two stages. It is shown that the ESC provides fault tolerance for any single failure. Further, the network can be controlled even when it has a failure, using a simple modification of a routing tag scheme proposed for the Generalized Cube. Both one-to-one and broadcast connections under routing tag control are performable by the faulted ESC. The ability of the ESC to operate with multiple faults is examined. The ways in which the ESC can be partitioned and permute data are described.Keywords
This publication has 24 references indexed in Scilit:
- The Advanced Data Processing TestbedPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The shuffle/exchange-plus networksPublished by Association for Computing Machinery (ACM) ,1982
- Design and Validation of a Connection Network for Many-Processor Multiprocessor SystemsComputer, 1981
- Building blocks for data flow prototypesPublished by Association for Computing Machinery (ACM) ,1980
- A Model of SIMD Machines and a Comparison of Various Interconnection NetworksIEEE Transactions on Computers, 1979
- A Multicomputer System with Dynamic ArchitectureIEEE Transactions on Computers, 1979
- Study of multistage SIMD interconnection networksPublished by Association for Computing Machinery (ACM) ,1978
- The Indirect Binary n-Cube Microprocessor ArrayIEEE Transactions on Computers, 1977
- Analysis Techniques for SIMD Machine Interconnection Networks and the Effects of Processor Address MasksIEEE Transactions on Computers, 1977
- Very high-speed computing systemsProceedings of the IEEE, 1966