VLSI implementation of real-time parallel DCT/DST lattice structures for video communications
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The alternate use of the discrete cosine transform (DCT) and the discrete sine transform (DST) can achieve higher data compression rates and less blocking effects in image processing. A parallel lattice structure that can dually generate the 1-D DCT and DST is proposed. This architecture is ideally suited for VLSI implementation because of its modularity, regularity, and local interconnections. The VLSI implementation of the lattice module using the distributed arithmetic approach is described. This realization of the lattice module using 2μm double metal CMOS technology is capable of processing at a data rate of 116Mb/s in real-time.Keywords
This publication has 7 references indexed in Scilit:
- Unified parallel lattice structures for time-recursive discrete cosine/sine/Hartley transformsIEEE Transactions on Signal Processing, 1993
- Regular FFT-related transform kernels for DCT/DST-based polyphase filter banksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- DCT/DST alternate-transform image codingIEEE Transactions on Communications, 1990
- Applications of distributed arithmetic to digital signal processing: a tutorial reviewIEEE ASSP Magazine, 1989
- VLSI implementation of a 16*16 discrete cosine transformIEEE Transactions on Circuits and Systems, 1989
- A Fast Karhunen-Loeve Transform for a Class of Random ProcessesIEEE Transactions on Communications, 1976
- Discrete Cosine TransformIEEE Transactions on Computers, 1974