Compiled simulation of programmable DSP architectures
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents a technique for simulating processors based on the principle of compiled simulation. Unlike existing, commercially available instruction set simulators for DSPs, which are of interpretive character, the proposed technique performs instruction decoding and simulation scheduling at compile time. The technique offers up to three orders of magnitude faster simulation. The high speed allows the user to explore algorithms and hardware/software trade-offs before any hardware implementation. Moreover, the user can tailor the compiled simulation to trade speed for more accuracy. In this paper, the sources of the speedup and the limitations of the technique are analyzed and the realization of the simulation compiler is presented.Keywords
This publication has 6 references indexed in Scilit:
- A hardware-software co-simulator for embedded system design and debuggingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A hardware-software codesign methodology for DSP applicationsIEEE Design & Test of Computers, 1993
- Binary translationCommunications of the ACM, 1993
- Insulin: An Instruction Set Simulation EnvironmentPublished by Elsevier ,1993
- A design environment for addressing architecture and compiler interactionsMicroprocessors and Microsystems, 1991
- HSS--A High-Speed SimulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987