Defect tolerance and yield for a wafer scale FFT processor system
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A wafer scale system for frame-by-frame computation of the fast Fourier-transform (FFT) is described. It is based on an eight-point FFT wafer design, which uses two types of cells, a multiply-subtract-add (MSA) cell and a coefficient ROM cell. Systematic repetition of these cells and the interconnect forms the physical wafer. The cells are designed for high performance and testability. For successive 512-point frames, the throughput is estimated at 20 million samples/s. Innovations in preplacement have reduced the traffic in the interconnect channels while enhancing the reconfigurability in the presence of defects. Estimates of wafer yield using a new model for harvesting probability are also presented.<>Keywords
This publication has 5 references indexed in Scilit:
- SLASH-An RVLSI CAD systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The technology of laser formed interactions for wafer scale integrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Restructurable VLSI-a demonstrated wafer-scale technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Reconfigurable architectures for VLSI processing arraysProceedings of the IEEE, 1986
- A radix 4 delay commutator for fast Fourier transform processor implementationIEEE Journal of Solid-State Circuits, 1984