An input queueing ATM switch architecture employing the contention resolution called ‘scheduling algorithm’ is described. A high efficiency of over 90% can be achieved without any considerable increase in the amount of hardware or contention control speed.