CAPE-VLSI implementation of a systolic processor array: architecture, design and testing
Open Access
- 28 August 2001
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Conference paperThe SVD is an important matrix decomposition in many real-time signal processing, image processing and robotics applications. Special-purpose processor arrays can achieve significant speed-up over conventioinal architectures through the use of efficient parallel algorithms. The Cordic Array Processor Element (CAPE) is a single chip VLSI implementation of a processor element for the Brent-Luk-VanLoan systolic array which computes the SVD of a real matrix. The array utilizes CORDIC (Co-ordinate Rotation Digital Computer) arithmetic to perform the vector rotations and inverse tangent calculations in hardware. A six-chip prototype of the processor has been implemented as TinyChips using the MOSIS fabricatioin service. Experience gained from designing the prototype helped in the design of integrated single chip version. The chip has been implemented on a 5600 x 6900ì die in a 2ì n-well scalable CMOS processKeywords
This publication has 7 references indexed in Scilit:
- VLSI implementation of a CORDIC SVD processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Reducing The Computations Of The SVD Array Given By Brent And LukPublished by SPIE-Intl Soc Optical Eng ,1989
- CORDIC arithmetic for an SVD processorJournal of Parallel and Distributed Computing, 1988
- Magic: A VLSI Layout SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Why systolic architectures?Computer, 1982
- A unified algorithm for elementary functionsPublished by Association for Computing Machinery (ACM) ,1971
- The CORDIC Trigonometric Computing TechniqueIRE Transactions on Electronic Computers, 1959