TEST SCHEDULING IN TESTABLE VLSI CIRCUITS
- 24 August 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- A logic design structure for LSI testabilityPublished by Association for Computing Machinery (ACM) ,1988
- Design for autonomous testIEEE Transactions on Circuits and Systems, 1981
- Deterministic Processor SchedulingACM Computing Surveys, 1977
- An Advanced Fault Isolation System for Digital LogicIEEE Transactions on Computers, 1975
- An Efficient Algorithm for Finding an Irredundant Set CoverJournal of the ACM, 1974
- Computer Solutions to Minimum-Cover ProblemsOperations Research, 1969