On driving many long lines in a VLSI layout
- 1 November 1982
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We assume that long wires represent large capacitive loads, and investigate the effect on the area of a VLSI layout when drivers are introduced along many long wires in the layout. We present a layout for which the introduction of drivers along long wires squares the area of the layout; we show, however, that the increase in area is never greater than this, if the driver can be laid out in a square region. We also show an area-time trade-off for a single long wire by which we can reduce the area of its driver to Θ(lq), q ≪ 1, from Θ(l), if we can tolerate a delay of Θ(l1-q) rather than Θ(log l); and we obtain tight bounds on the worst-case area increase in general lay-outs having these drivers, using the Brouwer fixed-point theorem. We also derive results for the case when drivers are embedded in rectangles that are not square. Finally, we extend the use of our upper-bound technique to other layout, problems.Keywords
This publication has 10 references indexed in Scilit:
- New lower bound techniques for VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A model of computation for VLSI with related complexity resultsPublished by Association for Computing Machinery (ACM) ,1981
- Bounds on minimax edge length for complete binary treesPublished by Association for Computing Machinery (ACM) ,1981
- Minimum Edge Length Planar Embeddings of TreesPublished by Springer Nature ,1981
- The VLSI Complexity of SortingPublished by Springer Nature ,1981
- A Critique and an Appraisal of VLSI Models of ComputationPublished by Springer Nature ,1981
- A combinatorial limit to the computing power of V.L.S.I. circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1980
- The chip complexity of binary arithmeticPublished by Association for Computing Machinery (ACM) ,1980
- Cost and performance of VLSI computing structuresIEEE Journal of Solid-State Circuits, 1979
- Comments on "An optimized output stage for MOS integrated circuits" [with reply]IEEE Journal of Solid-State Circuits, 1975