YAML: a tool for hardware design visualization and capture
- 8 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10801820,p. 9-14
- https://doi.org/10.1109/isss.2000.874023
Abstract
Design visualization is an important part of the system design process. In practice, systems are often visualized using a combination of structural and functional entities. We describe an approach that helps to capture the structural aspects of a design at a high level of abstraction and enables the system designer to enter designs "schematically" using predefined structural and functional entities conforming to UML notation. The corresponding tool, YAML (Yet Another UML front end) provides support for modeling objects and a range of object relationships that are crucial to real-life embedded system designs. A YAML design entry can then be automatically translated into synthesizable C++ code for simulation and hardware synthesis.Keywords
This publication has 7 references indexed in Scilit:
- An Efficient Implementation Of Reactivity For Modeling Hardware In The Scenic Design EnvironmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- C++ base classes for specification, simulation and partitioning of a hardware/software systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SPECC: Specification Language and MethodologyPublished by Springer Nature ,2000
- Extraction of functional regularity in datapath circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999
- Using a programming language for digital system designIEEE Design & Test of Computers, 1997
- Object-oriented cosynthesis of distributed embedded systemsACM Transactions on Design Automation of Electronic Systems, 1996
- Object-oriented techniques in hardware designComputer, 1994