A standardized method for CMOS unit process development
- 1 May 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Semiconductor Manufacturing
- Vol. 5 (2) , 94-100
- https://doi.org/10.1109/66.136269
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Standard Defect MonitorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Statistical Significance Of Defect density EstimatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Standardization of CMOS unit process developmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The importance of the short-circuit failure mode in aluminum electromigrationJournal of Vacuum Science & Technology B, 1987
- Improvement of mask-limited yield with a vote-taking lithographic schemeIEEE Electron Device Letters, 1984
- Performance results of an electron beam lithography machine and process by means of dc electrical test structuresJournal of Vacuum Science & Technology B, 1983
- Automatic testing and analysis of misregistrations found in semiconductor processingIEEE Transactions on Electron Devices, 1979
- An Experimental Study of Various Cross Sheet Resistor Test StructuresJournal of the Electrochemical Society, 1978