LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs

Publisher Website

13 November 2002

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/dac.2001.935469

Abstract

No abstract available

This publication has 0 references indexed in Scilit: