A co-design methodology based on formal specification and high-level estimation
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. i, 28-35
- https://doi.org/10.1109/hcs.1996.492223
Abstract
This paper presents a methodology for hardware-software co-design. It is based on the formal description technique LOTOS in the specification phase, and on estimation methods at different levels of abstraction in the partitioning phase. The LOTOS specification describes the system as a set of interacting communicating processes. Our HW-SW partitioning algorithm is guided by communications, performance and area estimates and by the suitability of each process for implementation in hardware or software. A partition is evaluated against the design goals and constraints, first using high-level estimates and then if requirements are met, computing estimates at lower levels of abstraction. If the partition fails, the partitioning model is updated with the new, low-level estimates and a new partition is generated. If it succeeds, the resulting hardware and software specifications are synthesized using existing high-level synthesis tools and compilers.Keywords
This publication has 10 references indexed in Scilit:
- Introduction to the ISO specification language LOTOSPublished by Elsevier ,2003
- System clock estimation based on clock slack minimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A system-design methodology: executable-specification refinementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SpecCharts: a VHDL front-end for embedded systemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Hardware-software cosynthesis for microcontrollersIEEE Design & Test of Computers, 1993
- Hardware-software cosynthesis for digital systemsIEEE Design & Test of Computers, 1993
- A LOTOS based performance evaluation toolComputer Networks and ISDN Systems, 1993
- Predicting system-level area and delay for pipelined and nonpipelined designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Incorporating bottom-up design into hardware synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- A Calculus of Communicating SystemsLecture Notes in Computer Science, 1980