Energy efficient filtering using adaptive precision and variable voltage
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 327-331
- https://doi.org/10.1109/asic.1999.806528
Abstract
A Finite Impulse Response (FIR) filter architecture based on a Distributed Arithmetic (DA) approach with two supply voltages and variable bit precision operation is presented. The filter is able to adapt itself to the minimum bit precision required by the incoming data and also operate at a lower voltage so that it still meets a fixed throughput constraint. As opposed to the worst case fixed precision design, our precision-on-demand implementation has an energy requirement that varies linearly with the average bit precision required by the input signal. We also demonstrate that 50% to 60% energy savings can easily be obtained in the case of speech data.Keywords
This publication has 9 references indexed in Scilit:
- Low-power equalizers for 51.84 Mb/s very-high-speed digital subscriber loop (VDSL) modemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Area-delay tradeoff in distributed arithmetic based implementation of FIR filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power scalable processing using distributed arithmeticPublished by Association for Computing Machinery (ACM) ,1999
- Low-Power CMOS DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1998
- Embedded power supply for low-power DSPIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1997
- A low-power 128-tap digital adaptive equalizer for broadband modemsIEEE Journal of Solid-State Circuits, 1997
- Low-power digital filtering using approximate processingIEEE Journal of Solid-State Circuits, 1996
- Minimizing power consumption in digital CMOS circuitsProceedings of the IEEE, 1995
- Applications of distributed arithmetic to digital signal processing: a tutorial reviewIEEE ASSP Magazine, 1989