A High Density Programmable Logic Array Chip
- 1 September 1979
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-28 (9) , 602-608
- https://doi.org/10.1109/TC.1979.1675427
Abstract
A programmable logic array (PLA) chip design using special array folding techniques and an on-chip bus structure has been developed. It overcomes the sparseness in conventional large PLA configurations. The design is a masterslice FET chip personalized for the particular application during processing. Software algorithms are used to map conventional PLA formats into the new structure. The techniques used provide improved logic function and performance for an FET array technology. Included are descriptions of the PLA architecture and the circuitry that was used.Keywords
This publication has 5 references indexed in Scilit:
- High-Speed Dynamic Programmable Logic Array ChipIBM Journal of Research and Development, 1975
- An Introduction to Array LogicIBM Journal of Research and Development, 1975
- Hardware Implementation of a Small System in Programmable Logic ArraysIBM Journal of Research and Development, 1975
- Design and Characteristics of n-Channel Insulated-gate Field-effect TransistorsIBM Journal of Research and Development, 1973
- Functional Memory and Its Microprogramming ImplicationsIEEE Transactions on Computers, 1971