Reconfigurable processing with field programmable gate arrays
- 24 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 293-302
- https://doi.org/10.1109/asap.1996.542824
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- Virtual computing and the Virtual ComputerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PRISM-II compiler and architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Finding lines and building pyramids with SPLASH 2Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Compiling to the gate level for a reconfigurable co-processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Field programmable gate array based reconfigurable preprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An asynchronous approach to efficient execution of programs on adaptive architectures utilizing FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Global control synthesis for an MIMD/FPGA machinePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- GANGLION-a fast hardware implementation of a connectionist classifierPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Splash 2Published by Association for Computing Machinery (ACM) ,1992
- Building and using a highly parallel programmable logic arrayComputer, 1991