A 1GHz 6b ADC system

Abstract
A two-rank GaAs sample and hold chip and four 250MHz ADCs developed to form a 1GHz 6b ADC system will be discussed. The two rank architecture avoids dynamic errors inherent to interleaved ADCs: accuracy exceeds 5.2 effective bits up to 1GHz input frequency.

This publication has 2 references indexed in Scilit: