Architectures for fault-tolerant spacecraft computers
- 1 January 1978
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 66 (10) , 1255-1268
- https://doi.org/10.1109/PROC.1978.11115
Abstract
This paper summarizes the results of a long-term research program in fault-tolerant computing for spacecraft on-board processing. In response to changing device technology this program has progressed from the design of a fault-tolerant uniprocessor to the development of fault-tolerant distributed computer systems. The unusual requirements of spacecraft computing are described along with the resulting real-time computer architectures. The following aspects of these designs are discussed: 1) architectural features to minimize complexity in the distributed computer system, 2) fault-detection and recovery, 3) techniques to enhance reliability and testability, and 4) design approaches for LSI implementation.Keywords
This publication has 6 references indexed in Scilit:
- STAREX SELF-REPAIR ROUTINES: SOFTWARE RECOVERY IN THE JPL-STAR COMPUTERPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Fault Tolerance of a General Purpose Computer Implemented by Very Large Scale IntegrationIEEE Transactions on Computers, 1980
- The Architectural Elements of a Symmetric Fault-Tolerant MultiprocessorIEEE Transactions on Computers, 1975
- The STAR (Self-Testing And Repairing) Computer: An Investigation of the Theory and Practice of Fault-Tolerant Computer DesignIEEE Transactions on Computers, 1971
- Arithmetic Error Codes: Cost and Effectiveness Studies for Application in Digital System DesignIEEE Transactions on Computers, 1971
- System Organization and ObjectivesBell System Technical Journal, 1969