An efficient multilevel placement technique using hierarchical partitioning

This publication has 11 references indexed in Scilit:

• Clustering based simulated annealing for standard cell placement
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Timing driven placement using complete path delays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An improved two-way partitioning algorithm with stable performance (VLSI)
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Module placement for large chips based on sparse linear equations
  International Journal of Circuit Theory and Applications, 1988
• Standard cell placement using simulated sintering
  Published by Association for Computing Machinery (ACM) ,1987
• Module Placement Based on Resistive Network Optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
• Optimization by Simulated Annealing
  Science, 1983
• A Linear-Time Heuristic for Improving Network Partitions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
• Placement and average interconnection lengths of computer logic
  IEEE Transactions on Circuits and Systems, 1979
• An Efficient Heuristic Procedure for Partitioning Graphs
  Bell System Technical Journal, 1970