Optimal Speed-Up Parallel Image Template Matching Algorithms on Processor Arrays with a Reconfigurable Bus System,
- 30 September 1998
- journal article
- Published by Elsevier in Computer Vision and Image Understanding
- Vol. 71 (3) , 393-412
- https://doi.org/10.1006/cviu.1998.0638
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Reconfigurable mesh algorithms for image shrinking, expanding, clustering, and template matchingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Parallel computations on reconfigurable meshesIEEE Transactions on Computers, 1993
- Constant Time Algorithm for Template Matching on a Reconfigurable Array of ProcessorsThe Computer Journal, 1993
- Fast computer vision algorithms for reconfigurable meshesImage and Vision Computing, 1992
- Optimal speed-up algorithms for template matching on SIMD hypercube multiprocessors with restricted local memoryInformation Processing Letters, 1991
- Constant time algorithms for the transitive closure and some related graph problems on processor arrays with reconfigurable bus systemsIEEE Transactions on Parallel and Distributed Systems, 1990
- Connection autonomy in SIMD computers: A VLSI implementationJournal of Parallel and Distributed Computing, 1989
- Polymorphic-torus architecture for computer visionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Parallel Processing Approaches to Image CorrelationIEEE Transactions on Computers, 1982
- A Survey of Interconnection NetworksComputer, 1981