Security and performance optimization of a new DES data encryption chip
- 1 June 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 23 (3) , 647-656
- https://doi.org/10.1109/4.302
Abstract
The implementation of a high-performance data encryption standard (DES) data encryption chip is presented. At the system design level, cryptographical optimizations and equivalence transformations lead to a very efficient floorplan with minimal routing, which otherwise would present a serious problem for data-scrambling algorithms. These optimizations, which do not compromise the DES algorithm nor the security, are combined with a highly structured design and layout strategy. Novel CAD tools are used at different steps in the design process. The result is a single chip of 25 mm/sup 2/ in 3- mu m double-metal CMOS. Functionality tests show that a clock of 16.7 MHz can be applied, which means that a 32-Mb/s data rate can be achieved for all eight byte modes. This is the fastest DES chip reported yet, allowing equally fast execution of all four DES modes of operation, due to an original pipeline architecture.Keywords
This publication has 6 references indexed in Scilit:
- Security Considerations in the Design and Implementation of a new DES chipPublished by Springer Nature ,2000
- CAMELEON: a process-tolerant symbolic layout systemIEEE Journal of Solid-State Circuits, 1988
- Cathedral-II: A Silicon Compiler for Digital Signal ProcessingIEEE Design & Test of Computers, 1986
- DIALOG: An Expert Debugging System for MOSVLSI DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- An LSI digital encryption processor (DEP)IEEE Communications Magazine, 1985
- Privacy and authentication: An introduction to cryptographyProceedings of the IEEE, 1979