Ordered binary decision diagrams and circuit structure

This publication has 13 references indexed in Scilit:

• Logic verification using binary decision diagrams in a logic synthesis environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Evaluation and improvement of Boolean comparison method based on binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Verification algorithms for VLSI synthesis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• A new method for verifying sequential circuits
  Published by Association for Computing Machinery (ACM) ,1986
• Bandwidth and pebbling
  Computing, 1983
• NORA: a racefree dynamic CMOS technique for pipelined logic structures
  IEEE Journal of Solid-State Circuits, 1983
• Pebble games for studying storage sharing
  Theoretical Computer Science, 1982
• The Generation of Optimal Code for Arithmetic Expressions
  Journal of the ACM, 1970
• Representation of Switching Circuits by Binary-Decision Programs
  Bell System Technical Journal, 1959