Reduction of cache coherence overhead by compiler data layout and loop transformation
- 25 January 2006
- book chapter
- Published by Springer Nature
- p. 344-358
- https://doi.org/10.1007/bfb0038675
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A characterization of sharing in parallel programs and its application to coherency protocol evaluationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Evaluating the Performance of Software Cache CoherencePublished by Defense Technical Information Center (DTIC) ,1989
- Analysis of cache invalidation patterns in multiprocessorsPublished by Association for Computing Machinery (ACM) ,1989
- The effect of sharing on the cache and bus performance of parallel programsPublished by Association for Computing Machinery (ACM) ,1989
- More iteration space tilingPublished by Association for Computing Machinery (ACM) ,1989
- Memory Storage Patterns in Parallel ProcessingPublished by Springer Nature ,1987
- Implementing a cache consistency protocolACM SIGARCH Computer Architecture News, 1985