A 10 b 50 MHz pipelined CMOS A/D converter with S/H
- 1 March 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 28 (3) , 292-300
- https://doi.org/10.1109/4.209996
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Pole-zero simulator with component sensitivity analysis functionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 10-b 20-Msample/s analog-to-digital converterIEEE Journal of Solid-State Circuits, 1992
- Vlsis for HDTV systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- An active-feedback cascode current sourceIEEE Transactions on Circuits and Systems, 1990
- A high-swing, high-impedance MOS cascode circuitIEEE Journal of Solid-State Circuits, 1990
- A 10-b 15-MHz CMOS recycling two-step A/D converterIEEE Journal of Solid-State Circuits, 1990
- An 8-bit 50-MHz CMOS subranging A/D converter with pipelined wide-band S/HIEEE Journal of Solid-State Circuits, 1989
- A 1-GHz 6-bit ADC systemIEEE Journal of Solid-State Circuits, 1987