Guarded page tables on Mips R4600 or an exercise in architecture-dependent micro optimization
- 1 January 1996
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGOPS Operating Systems Review
- Vol. 30 (1) , 4-15
- https://doi.org/10.1145/218646.218647
Abstract
Guarded Page Tables implement huge sparsely occupied address spaces efficiently and have the advantages of multi-level tables (tree structure, hierarchy, sharing). We present an implementation guarded page tables on the R4600 processor. The paper describes both the architecture-dependent design process of the algorithms and the resulting tool box.Keywords
This publication has 3 references indexed in Scilit:
- Address space sparsity and fine granularityPublished by Association for Computing Machinery (ACM) ,1994
- Architectural support for translation table management in large address space machinesPublished by Association for Computing Machinery (ACM) ,1993
- Design tradeoffs for software-managed TLBsPublished by Association for Computing Machinery (ACM) ,1993