FASTBUS Processor Interface for VAX-11

1 January 1984

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science

Vol. 31 (1) , 197-200
https://doi.org/10.1109/TNS.1984.4333244

Abstract

FASTBUS Processor Interface (FPI), a high-speed interface which connects a FASTBUS cable segment to a VAX-family computer, has been developed at KEK in collaboration with DEC. The FPI overview, FPI implementation and benchmark results are discussed. In particular, it has been shown that FPI can transfer a 32-bit word every 200 nsec in the FASTBUS pipeline transfer mode. FPI conforms to the Nov. '82 FASTBUS specifications, and is supported by the FASTBUS Standard Routines.

Keywords

FASTBUS
PIPELINES
LOGIC DESIGN
INTEGRATED CIRCUIT INTERCONNECTIONS
LABORATORIES
COLLABORATION
COMMUNICATION CABLES
DEBUGGING
PRINTED CIRCUITS
CIRCUIT TESTING

This publication has 0 references indexed in Scilit: