A plastic packaged 10 Gb/s BiCMOS clock and data recovering 1:4-demultiplexer with external VCO
- 1 January 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 31 (12) , 2056-2059
- https://doi.org/10.1109/4.545832
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- A 22 Gb/s decision circuit and a 32 Gb/s regenerating demultiplexer IC fabricated in silicon bipolar technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Silicon bipolar chipset for SONET/SDH 10 Gb/s fiber-optic communication linksIEEE Journal of Solid-State Circuits, 1995
- An 8 GHz silicon bipolar clock-recovery and data-regenerator ICIEEE Journal of Solid-State Circuits, 1994
- A monolithic 2.3-Gb/s 100-mW clock and data recovery circuit in silicon bipolar technologyIEEE Journal of Solid-State Circuits, 1993
- 25 to 40 Gb/s Si ICs in selective epitaxial bipolar technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A Monolithic 622Mb/s Clock Extraction Data Retiming CircuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Influence of transmission-line interconnections between gigabit-per-second ICs on time jitter and instabilitiesIEEE Journal of Solid-State Circuits, 1990
- 6Gbit/s multiplexer and regenerating demultiplexer ICs for optical transmission systems based on a standard bipolar technologyElectronics Letters, 1986
- A self correcting clock recovery curcuitJournal of Lightwave Technology, 1985
- Clock recovery from random binary signalsElectronics Letters, 1975