Multiple FPGA Partitioning with Performance Optimization

• 1 January 1995
• proceedings article
• Published by Institute of Electrical and Electronics Engineers (IEEE)
• https://doi.org/10.1109/fpga.1995.242148

Abstract

Keywords

• FPGA
• OPTIMIZATION
• ROUTING
• MANUFACTURING
• TESTING
• FIELD PROGRAMMABLE GATE ARRAYS