Digital VLSI architectures for neural networks
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 445-448 vol.1
- https://doi.org/10.1109/iscas.1989.100386
Abstract
A generic iterative model is proposed for a wide variety of artificial neural networks (ANNs): single-layer feedback networks, multilayer feedforward networks, hierarchical competitive networks, and some probabilistic models. A unified formulation is provided for the retrieving and learning phases of most ANNs. On the basis of the formulation, a programmable ring systolic array is developed. The architecture maximizes the strength of VLSI in terms of intensive and pipelined computing and yet circumvents the limitation on communication. It can be adopted as a basic structure for a universal neurocomputer architecture.<>Keywords
This publication has 8 references indexed in Scilit:
- A unified systolic architecture for artificial neural networksJournal of Parallel and Distributed Computing, 1989
- Self-organization in a perceptual networkComputer, 1988
- Neural nets for adaptive filtering and adaptive pattern recognitionComputer, 1988
- An introduction to hidden Markov modelsIEEE ASSP Magazine, 1986
- Parallel Distributed ProcessingPublished by MIT Press ,1986
- Neural networks and physical systems with emergent collective computational abilities.Proceedings of the National Academy of Sciences, 1982
- Self-organized formation of topologically correct feature mapsBiological Cybernetics, 1982
- Adaptive pattern classification and universal recoding: I. Parallel development and coding of neural feature detectorsBiological Cybernetics, 1976